Mutlicore comparison

Feature Highlights

Description mAbassi μAbassi Freeware
Cache initialization (L1/L2, SCU and MMU) Reqst §
Unlimited number of cores
True and packed SMP or BMP load balancing
Zero overhead interrupt segmentation
Simple interrupt handler attachment
All components available in interrupts
Technical support
Portable source code
Mailboxes Emulation
Events Emulation
BSP (ie. EMAC, SDMMC, QSPI, ...)
Library reentrance/multithreading protection
Mutex deadlock detection
Priority inheritance on mutexes
Symmetric and asymmetric round-robin
Timer services
Memory block management
Stack usage monitoring
Debugging log facilities

Send a request email to